Espressif Systems /ESP32-S3 /EXTMEM /CORE1_ACS_CACHE_INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CORE1_ACS_CACHE_INT_ENA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CORE1_IBUS_ACS_MSK_IC_INT_ENA)CORE1_IBUS_ACS_MSK_IC_INT_ENA 0 (CORE1_IBUS_WR_IC_INT_ENA)CORE1_IBUS_WR_IC_INT_ENA 0 (CORE1_IBUS_REJECT_INT_ENA)CORE1_IBUS_REJECT_INT_ENA 0 (CORE1_DBUS_ACS_MSK_DC_INT_ENA)CORE1_DBUS_ACS_MSK_DC_INT_ENA 0 (CORE1_DBUS_REJECT_INT_ENA)CORE1_DBUS_REJECT_INT_ENA

Description

******* Description ***********

Fields

CORE1_IBUS_ACS_MSK_IC_INT_ENA

The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.

CORE1_IBUS_WR_IC_INT_ENA

The bit is used to enable interrupt by ibus trying to write icache

CORE1_IBUS_REJECT_INT_ENA

The bit is used to enable interrupt by authentication fail.

CORE1_DBUS_ACS_MSK_DC_INT_ENA

The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access.

CORE1_DBUS_REJECT_INT_ENA

The bit is used to enable interrupt by authentication fail.

Links

() ()